Abstract-A simple analog controller is proposed for the single-phase half-bridge pulsewidth modulation rectifier to maintain near unity power factor at the input and balance the voltages across each half of the dc bus. The controller works in the principle of constant-frequency current programmed control. The required gating pulses are generated by comparing the input current with a linear and bipolar carrier without sensing the input voltage. Two voltage controllers and a single reset-integrator are used to generate the carrier. All the necessary control operations are performed without using any phase locked loop, multiplier, and/or divider circuits. Resistor based sensors are used to measure the voltages across two halves of the dc bus and the input current. The controller can be fabricated as a single integrated circuit. The averaged small signal models and all the necessary design equations are provided. The condition of stability against subharmonic oscillation is analyzed. Calculation of switching and conduction losses is presented. The control concept is validated through simulation and also experimentally on an 800-W half-bridge rectifier. Experimental results are presented for ac-dc application, and also for ac-dc-ac application with both linear and nonlinear loads at two different output fundamental frequencies (50 and 60 Hz).
I. INTRODUCTION

S
INGLE-PHASE, ac-dc pulsewidth modulation (PWM) converters are increasingly replacing diode-bridge rectifiers in many power electronic applications to meet the necessary harmonic standards such as IEEE-519 [1] and IEC 1000-3-2 [2] . Some of the applications are ac-dc power supply, battery charger, uninterruptible power supply (UPS) systems, static frequency conversion, high input power factor ac line conditioning and single-phase to three-phase power conversion.
A number of PWM converter topologies such as half-bridge and full-bridge with power factor correction (PFC) feature have been reported [3] , [4] . Compared to full-bridge topology, a halfbridge topology Fig. 1 (a) has simpler power conversion circuit and fewer switching devices [4] . The converter efficiency may be expected to be higher because of a single semiconductor voltage drop at any instant of time [4] .
A half-bridge topology behaves as a voltage-doubling rectifier [5] and is well suited in applications requiring a high dc bus voltage as shown in Fig. 1 . Fig. 1(b) shows a single-phase transformerless UPS system. The back-to-back connection of two half-bridge topologies makes the input-output neutral connection easier without using a bulky isolation transformer [6] , [7] . The same topology Fig. 1(b) , (except for the battery interface) is extensively used in single-phase ac line conditioner and frequency changer applications [8] . Similarly, single-phase power can be converted into three-phase power using an eight-switch topology as shown in Fig. 1 (c) for motor drives applications [9] . The main challenges associated with the half-bridge rectifier control are 1) to maintain sinusoidal input current at near unity power factor, 2) to hold the dc bus voltage at the desired reference value, and 3) to maintain balance between the voltages across each half of the dc bus [4] , [5] .
Compared to voltage mode control [8] , a current mode control offers inherent overcurrent protection capability [4] - [7] . In current mode control there is an outer voltage loop, which sets the current reference for the inner current loop. A current controller is used to force the input current to follow the reference current. Some of the reported current mode control techniques are 1) fixed-frequency current mode control [10] and 2) fixed-band hysteresis current control [4] , [5] . Hysteresis control results in a wide variation of switching frequency (e.g., 9-40 kHz.) [4] , which makes the electromagnetic interference (EMI) filter design difficult [8] . Both of the above techniques use input and output voltage sensing along with input current sensing. These also use complex mathematic operations like division and/or multiplications to determine the converter switching instants. Some techniques involve a phase locked loop (PLL), generation of unit vectors and linear transformation [11] , adding to the complexity of the controller. Programmable logic devices [12] and digital signal processor (DSP) based controller have been used [6] for control implementation in digital domain.
The main issues associated with the control of converter are a) control structure, b) complex mathematic operation, c) number of sensing points, d) generation of unit vectors, e) variable switching frequency, and f) overcurrent protection, and g) the controller cost. As the single-phase converters are used in low power applications, a low-cost controller solution is preferred.
A new variation of the constant frequency current programmed control is the one-cycle control or the nonlinear carrier control [13] - [15] . It has solved many of the above-mentioned issues such as cost, complexities, sensing points andovercurrent protection. Instead of a current controller a modulator is used in the controller, where the measured input current is compared with a suitable carrier to derive the required 0885-8993/$25.00 © 2007 IEEE gating pulses for the converter switches. The controller does not use input voltage sensing and offers comparable performance over the existing ones [3] - [12] . It can be realized using simple integrated circuits without any expensive multiplier and/or divider circuits. Such a controller is proposed in [13] for the three-phase boost rectifier and in [14] , [15] for the single-phase, single-switch boost rectifier.
This paper extends the above-mentioned control concept to single-phase half-bridge rectifier and proposes a simple, low-cost controller solution. The control methods reported in [13] - [15] is applied to converter topologies with a single dc bus voltage to be controlled. However a half-bridge rectifier has a split dc bus as shown in Fig. 1(a) . Under normal operating condition there exists an unbalance in the voltages and as discussed in [4] , [5] , and [16] . An additional voltage-balancing loop is used to mitigate the unbalance [4] , [5] , and [7] . Considering the above issues, the control scheme is proposed in Section II. The method of unbalance correction is explained.
Effort has been made to provide complete set of design equations. The selection of the passive components ( and ) is discussed in Section III. The averaged small signal model with the proposed control is developed in Section IV. A detailed analysis is presented for designing the voltage controllers. The effect of dc bus voltage ripple on the input current distortion is explained. The controllers proposed in [13] - [15] use a modulator in place of a current controller. However no further analysis has been reported for the modulator. In the present work it is shown that the modulator can be analyzed to be an equivalent current loop. An estimation of current loop bandwidth is also given.
A current programmed controller is reported to have subharmonic instability for duty ratio 0.5 [17] , [18] . This must be expected in ac-dc PFC applications as well since the converter duty ratio varies over a wide range in a line cycle. A detailed analysis is provided in Section V to determine the condition of subharmonic instability.
An estimation of the converter switching loss and conduction loss is given in Section VI.
In order to validate the control concept an 800-W prototype is built. The converter is tested for two applications namely 1) single-phase ac-dc rectification and 2) single-phase ac-dc-ac power conversion. Under ac-dc-ac application the possibilities of both linear and nonlinear loads are considered at two different output fundamental frequencies (50 and 60 Hz), while the input side frequency is 50 Hz. The experimental results are discussed in Section VII. Finally, the conclusion is given in Section VIII.
II. CONTROL SCHEME A single-phase half-bridge rectifier is shown in Fig. 1(a) . In each switching cycle the converter switches and are turned on and turned off by complementary gating pulses. is turned on for a duration of and for 1 , where is the duty ratio of the converter. With on and off, the voltage applied across the inductor is . Again, with on and off, the same is . Assuming a constant and high switching frequency 1 the duty ratio can be determined by the volt-second balance across the inductor as shown in [4] (1)
A. Control Equation
One control objective is to modulate the duty ratio such that the converter operates at unity power factor and the input current is proportional to the input voltage as per (2) , where is the emulated resistance of the converter [14] . The second objective is to hold the dc bus voltage at the reference level irrespective of the input voltage and load variations. This can be achieved by regulating the effective input side resistance in closed loop control. In [13] - [15] , the output of the dc bus voltage controller is used to realize as shown in (3), where is the gain in the current sensing path [14] (2)
Since a half-bridge converter has a split dc bus, both the output voltages and must be regulated [4] , [5] , [7] . These two voltages must also be balanced. Addressing the above-mentioned objectives the present work proposes a PI controller each for controlling and independently as shown in Fig. 2 . The outputs of the two controllers and are used to control the emulated resistance of the whole converter. Similar to (3) , and are related to and also to the respective output voltages as shown in (4) (5) Using (1), (2), (4), and (5) the control equation (6) for the proposed controller is obtained. Note that the left hand side of (6) is the output of the input current sensor with gain (6) Equation (6) can be solved for as shown in (7) and accordingly the required gating pulses can be generated. At steady state . The required variation of over a line cycle is shown in (8) and also in Fig. 3 , where , and is the supply angular frequency
The analytical solution of (7) however requires a division operation to be performed, which increases the controller cost. In order to avoid the division a carrier-based approach as in [13] - [15] is followed.
B. Carrier
In order to solve (6) for the duty ratio , in any switching interval consider a carrier as defined in (9) . Note that the carrier is obtained by replacing with in the right hand side of (6) [14] . The carrier can be generated by simple integration as shown in (10) and its shape is shown in Fig. 4 (a) (9) (10) In the beginning of any interval (i.e., at 0), is equal to
. It is at the end of the interval . Observe that equals at the instant as in (6) . Thus the switching instants can be determined by comparing the input current with in a comparator as shown in Fig. 2 .
C. Generation of Gating Pulses
In each switching cycle , the carrier is generated using a simple analog circuit containing a reset-integrator as shown in Fig. 2 . The integrator is reset by the rising edge of a constant frequency clock. The measured input current is compared with the carrier in the comparator as shown in Figs. 2 and 4(a). The comparator output directly drives the switch . The complementary pulses drive . It can be seen that unlike [13] - [15] the use of S-R flip-flop based structure is avoided. Such structures are sensitive to the noise in the measured input current , which causes unwanted flip-flop resets [18] .
D. Balancing the Output Voltages and
The mechanism of output voltage balancing is explained with the help of Fig. 4(b) . Consider is the carrier (in solid line) and and are the corresponding gating pulses under balanced condition (i.e.,
). The positive and the negative peaks of are and , respectively, where . A particular case of unbalance, where 2 (reference voltage) and 2, increases the output of the controller for and also the positive peak of the carrier to a new value as shown. The modified carrier is shown in dashed line. The corresponding gating pulses and show that compared to the balanced case the bottom device remains on for a longer duration and the top device for a shorter duration. This results in transfer of excess energy from to to balance both and . The control action during other cases of voltage unbalance can also be explained qualitatively in a similar fashion. A detailed mathematical analysis is presented in Section IV.
A variable-frequency, hysteresis current control technique with a single PI controller controlling the entire dc bus voltage and a voltage-balancing controller for balancing and is proposed in [4] and [5] . Using two such controllers an alternative fixed-frequency, one-cycle control scheme is proposed in Fig. 5 . All the necessary equations are shown in Fig. 5 . It can be shown that any one of the control schemes mentioned in Figs. 2 and 5 may be used to generate the required gating pulses. However in the present work the scheme shown in Fig. 2 is considered for detailed investigation. The control scheme developed in this section can be extended to three-phase, four-wire PWM rectifier [10] .
III. SELECTION OF PASSIVE COMPONENTS
Selection of the input inductor and the output capacitors and are discussed in this section.
A. Input Side Inductor
The peak-to-peak ripple in the inductor current in a switching interval is given in (11) , where is defined in (8) . The variation of over a fundamental cycle is shown in Fig. 6(a) . It can be seen that has a maximum value of at equals zero, as shown in
The inductor value is determined using the highest permissible as shown in (13), where is the peak input Table I and for 0.1, the required inductance is found to be 10.7 mH (13)
B. DC Bus Capacitors and
The capacitor current consists of switching frequency components and low frequency components. For selection of the output capacitance ( and ), only the low frequency components are considered. The switching cycle average capacitor current Fig. 1(a) , which includes the sum of all low frequency components is shown in (14) . Assuming unity power factor operation, the variation of over a fundamental cycle is shown in Fig. 6(b) . The zero crossing instants, namely and , are given in (15) . The peak-to-peak voltage ripple in is shown in (16) . With this, an expression for can be obtained as shown in (17), where is the fundamental frequency in Hz Considering an input voltage regulation of 15% around the nominal value (110 V rms) and using the parameters of Table I , the effective range of operation is found to be 0.6 0.82. For this range, (17) can be approximated as in (18) . For 0.07, the required capacitance is found to be 2270 F (18) IV. SMALL SIGNAL ANALYSIS Assuming a high switching frequency compared to the fundamental frequency, the switching cycle average model of the half-bridge rectifier Fig. 1(a) is derived in this section. Using the average model the small signal model is developed. The converter is analyzed using the small signal model.
A. Small Signal Model of the Converter
The input (ac) side and the output (dc) side of the converter [ Fig. 1(a) ] can be represented by (19a)-(19c), where is the inductor resistance, is the equivalent load resistance across each half of the dc bus, and is defined in (8) . It should be noted that all the quantities used in this section represent the switching-cycle averaged quantities [18] . The combinations of the switches and and the dc bus voltages and can be considered to be an inverter, with its pole voltage, defined in (19d). The voltage across the line-side inductor [ Fig. 1(a) The above model represents the open loop system of the converter in the steady state. In order to study the dynamic behavior of the system, it is required to close the feedback loop through the controller, shown in Fig. 2 . In Fig. 7(a) , the input is obtained by solving the control equation (7) in the modulator. Using (7) Fig. 7(b) , where is the voltage controller to be designed and is the gain of dc voltage sensors.
B. Equivalent Current Loop
It is mentioned earlier that instead of a current controller, the proposed controller has a modulator that generates the required gating pulses. In this section, it is shown that the modulator can be viewed as an equivalent current loop. This is required to analyze the voltage loop. The equivalent current loop, derived from Fig. 7 is shown in Fig. 8(a) , which is modified in Fig. 8(b) . is the reference current for the equivalent current loop. The gain is the emulated resistance of the converter as given in (22), which may be considered to be an equivalent proportional controller. The closed loop transfer function of the equivalent current loop is shown in (23). The bandwidth of the equivalent current loop (Hz) can be obtained as shown in (24). The full load bandwidth of the current loop is calculated to be 240 Hz (parameters are given in Table I ). As load decreases, increases and the bandwidth increases (23) (24)
C. Voltage Loop
Since the two voltage loops are identical (Fig. 7) , it is sufficient to consider one of them to design the voltage controllers . The voltage loop corresponding to and can be obtained from Fig. 7 as shown in Fig. 9(a) , which is simplified in Fig. 9(b) . The loop gain of the voltage loop with 1 is given in (25), whose parameters are given in (26). The loop gain depends on and the load resistor The Bode plot of (25) is shown for different values of in Fig. 10 (parameters are given in Table I ). It can be shown that has a high frequency pole around 1500 rad/s and a low frequency pole around 15 rad/s. A simple proportional-integral (PI) type of voltage controller, shown in (27) is used to control the system. The corner frequency 1 is set at 15 rad/s and the proportional gain is set at 3. Fig. 11 shows the bode plot of the loop gain for different values of , where is defined in (27). The average gain crossover frequency (corresponding to 900 and 270 ) and the settling time 4 are found to be 25 rad/s and 160 ms, respectively.
It should be noted that the parameter has an effect on the steady state input current distortion and the input current displacement caused by the dc bus voltage ripple. This is explained in the next section, where it is shown that selection of 3 is a good trade-off between the distortion and displacement in on one hand and fastness of response on the other (27)
D. Effect of dc Bus Voltage Ripple on Steady State Input Current
In previous sections it was assumed that at steady state , , , are the dc quantities, where and . However, in actual practice they contain low frequency ripple superimposed on the dc voltages. Using (8) The shapes of and are shown in [4] . At steady state, the dc components of and are equal to the reference voltage (Fig. 2) , while the ripple components get processed by the voltage controllers as shown in (32) and (33). With a corner frequency 1 of 15 rad/s (see Section IV-C) the integral terms in (32) and (33) are negligible compared to the proportional terms and hence they may be neglected Now to study the effect of and on the input current , it is assumed that the current loop response is very fast and the input current exactly follows the reference current . The small signal linearized model shown in Fig. 8(b) is used to determine the steady state reference current as shown in (34a). It is found that has a dc component and an ac component as shown in (34b) and (34c), respectively. It can be seen that if there is no ripple in and then at steady state and 0. However, due to presence of voltage ripple, the current reference is as shown in (35), whose parameters are defined in (36) and in Table I (34a) (34b) (34c)
The first term in the RHS of (35) corresponds to the desired sinusoidal current . For 3, the variation of the second and the last terms of RHS of (35) as per unit of are shown in Fig. 12 . It can be seen that the second term introduces a displacement in with respect to , while the last term causes the distortion (third harmonic) in . For a given , the displacement factor and the distortion factor in depend on as shown in Fig. 13 . For 3, the THD and the displacement factor are acceptable at 0.82% and 0.99, respectively. The transient performance is also fast enough with a settling time of 160 ms as mentioned in Section IV-C.
E. Voltage Balancing
Referring to (28), (29), (34), and Fig. 1(a) (28) and (29)]. Now considering a case when 2 and 2 it can be seen that , where 2 is the reference voltage for each half of the dc bus. This causes , while . The additional dc current actually flows through to charge it up to reduce the voltage unbalance. Similarly it can be shown that flows through when 2. Hence, the voltage controllers add a suitable dc component of appropriate polarity to the current reference for the equivalent inner current loop to eliminate the voltage unbalance. The small signal model developed in this section enables us to see the similarity between the proposed controller and the controllers reported in [4] , [5] in this regard.
V. SUBHARMONIC STABILITY
The inner current loop of a fixed-frequency, uncompensated, current programmed controller is reported to have an unconditional subharmonic instability for operation above 50% switch duty ratio [17] , [18] . It is found that for the duty ratio 0.5 the inductor current has a damped sinusoidal response at one-half of the switching frequency, which introduces unwanted ringing on the expected inductor current during the input voltage and load transients. Further the outer voltage loop is also found to have oscillation around one-half of the switching frequency. This is known as subharmonic Oscillation [17] . This problem is solved by adding a suitable linear compensating ramp to the reference current to make the controller stable for 0.5 as shown in Fig. 14(a) and also in [17] and [18] .
It has been shown in Section IV that the proposed control can be viewed as current programmed control with an equivalent inner current loop and an outer voltage loop. Furthermore, in the proposed control scheme 0.5 during the entire negative half of the fundamental cycle as seen from (8) and Fig. 3 . Therefore, oscillations at frequencies less than the switching frequency may be expected. Fig. 14(b) shows the inductor current over an arbitrary switching interval . The inductor current increases with a slope during the interval and then for rest of the interval it falls with a slope . As mentioned in Section II, the intersection of with the carrier determines the turn off instant of the converter switch . Therefore the carrier [ Fig. 14(b) ] can be considered similar to be a current reference with compensating ramp of slope . The absolute values of , and are defined in (39). It can be seen that the slopes and vary over the fundamental cycle. Therefore the actual volt-second balance across the inductor is maintained over a fundamental cycle. However, because of high switching frequency (compared to the fundamental frequency) the volt-second balance may be assumed to be maintained across in each switching cycle as discussed in Section II. This assumption states that the average voltage across and hence the average slope of over a switching cycle is zero. Thus, at the end of , the current is shown to be falling to the same level from where it started in the beginning of the interval [ Fig. 14(b) ].
In Fig. 14(b) , is the steady state inductor current over a switching interval . Let us consider is the inductor current, when is perturbed by an amount 0 in the beginning of the interval . Now is the perturbation at the end of . The expression relating and is shown in (40) [18] , where and are defined in (41). Note that is the system conduction parameter [18] (39)
In case of a dc-dc converter [ Fig. 14(a) ], the sufficient condition for the subharmonic stability is shown to be [17] , [18] . It is explained that with the perturbation , after
propagating through a finite number of successive switching cycles decays to zero. Unlike dc-dc converter the slopes and of the proposed system are however not constant over the fundamental cycle. This causes the instantaneous inductor current profile, over the successive switching cycles to be nonrepetitive and the switching cycle average inductor current profile over the fundamental cycle to be sinusoidal. Despite these, the proposed controller can be said to be stable if the condition is maintained in each switching cycle . The required subharmonic stability condition, obtained from (40) and is shown in
In dc-dc converter the constant slope [ Fig. 14(a) ] of the compensating ramp can be adjusted to any desired value to ensure the controller stability for the entire range of duty ratio . However, in the present case it can be seen from (39) that is load dependent and cannot be adjusted for the purpose of stability. Therefore, the stability condition, shown in (42) depends on load. Using the input output power balance it can be shown that the proposed controller is stable in each switching cycle for output power (43) Using the parameters given in Table I it can be calculated that for the given half-bridge converter, the subharmonic stability is always maintained for an output power greater than 43 W.
VI. SWITCHING LOSSES AND CONDUCTION LOSSES
In this section an estimation of switching and conduction losses associated with the devices used in the half-bridge rectifier is presented. A sinusoidal input current at unity power factor is considered.
A. Conduction Losses
As discussed in Section II, conducts for duration while conducts for 1 in a switching cycle during the positive half cycle of . The average voltage drop over a switching interval is shown in (44), where and are the on state voltage drops across the switch and diode, respectively
Since the operation is symmetric in the two half cycles, the average loss is as shown in (45). The conduction loss, normalized w.r.t the input power is as shown in (46), where 2 . The full load conduction loss is found to be 1.9% of the input power (parameters are shown in Table I 
B. Switching Losses
The switches and [ Fig. 1(a) ] are subjected to switching losses during the negative and positive half cycles of the input current , respectively. The energy associated with one switching cycle, which includes one turn on and one turn off is given in (47), where and are the turn on and turn off times of the devices. The expression for the average switching loss is shown in (48). Equations (47) and (48) yield the expression for the switching loss expressed as per unit of the input power as shown in (49). The full load switching loss is found to be 1.3% of the input power (parameters are shown in Table I 
VII. SIMULATION AND EXPERIMENTAL RESULTS
The proposed control concept (Fig. 2) has been verified through simulation using MATLAB/SIMULINK and also experimentally on an 800-W laboratory prototype. The experimental set up is shown in Fig. 15 . The arrangement for sensing the output voltages and the input current are shown. All measurements are made with respect to the mid-point of the dc bus. Hence, no electrical isolation is required. The system parameters are shown in Table I . The gating pulses generated by the controller are shown in Fig. 16 . The supply frequency is 50 Hz. Experimental results for ac-dc application and ac-dc-ac applications are presented here.
A. AC-DC Rectification
The inverter switches and (Fig. 15) are kept off and a load resistor is connected across the dc bus. The experimental results corresponding to 775-W output power are shown in Fig. 17 . The variations of experimental converter efficiency and the input power factor with output power are shown in Fig. 18(a) . The full load efficiency is around 96%. This agrees with the estimated converter losses of 3.2% (conduction and switching) as calculated in Section VI. The measured input current total harmonic distortion (THD) factor at different loads is shown in Fig. 18(b) . The THD increases as the load reduces. Fig. 19 shows the dynamic response of the system (both simulation and experimental), when there is step change in load from 700 W to 400 W and vice-versa. The settling time is around 200 ms. This agrees reasonably with the estimated settling time of 160 ms (see Section IV-C).
Figs. 17-19 show the experimental results for the ac-dc application with linear load. Additional experimental results with 
B. AC-DC-AC Application
The objective of this test is to explore the performance of the single-phase half-bridge rectifier, with the proposed control technique in 1) single-phase high power factor input line conditioner, 2) transformerless UPS, and 3) static frequency changer applications. Some applications mentioned in 1) and 2) require the output frequency to be same as the input frequency, while some applications such as 2) and 3) may demand a different output frequency compared to the input frequency. In these applications, the output side inverter (see Fig. 15 ) might have linear and/or nonlinear loads. Therefore, considering all the above possibilities the given converter is tested at two different output frequencies, namely 50 and 60 Hz. At each output frequency, both linear and nonlinear loads are considered. In all these cases, the output inverter is operated with sine-triangle PWM scheme [18] . Similar to (28)-(31) it can be shown that if the output frequency is 60 Hz and the input is 50 Hz, the currents through the capacitors and contain both 50-Hz and 60-Hz components as well as their respective second harmonic components. Hence, the ripple in and has a periodicity of 100 ms as seen in Figs. 22(b) and 23(b) . It should be noted that the distorted currents in Figs. 21(c) and 23(c) are due to the nonlinear diode-bridge rectifier loads, which the load-side inverter (see Fig. 15 ) is supplying. Therefore, it is shown that irrespective of the output frequency and the type of load (linear/nonlinear), supplied by the load-side inverter, the half-bridge rectifier with the proposed control draws an input current with low distortion at near unity power factor as demonstrated by the experimental results in Figs. 17-23. VIII. CONCLUSION A simple, low-cost, constant frequency analog controller is proposed for the half-bridge PWM rectifier using the concept of one-cycle control or resistance emulation control. Two voltage controllers, each controlling each half of the dc bus and a modulator for the input current shaping are used in the controller. The required gating pulses are generated by comparing the input current with a suitable carrier in the modulator without using any complex mathematic operation (multiplier and/or divider), PLL, and input voltage sensing. The small signal analysis presented here is useful for the study of control of any converter topology involving a modulator instead of a current error amplifier as with the present work. It is shown that such a modulator-based control structure can be viewed as a current-controlled system with an outer voltage loop and an equivalent inner current loop for the purpose of analysis. Such a small signal model is useful in designing the voltage controller. Further the effect of the dc output voltage ripple on the input current distortion and the input current displacement can also be studied easily. Control of voltage unbalance in the proposed scheme for half-bridge rectifier essentially involves addition of certain dc component to the current reference of the equivalent current loop. The analysis helps us understand the similarity between the proposed controller and the existing controllers in the control of voltage unbalance. Complete design equations and calculation of converter losses are presented. The work achieves simplicity in control of a single-phase half-bridge rectifier without significant degradation in performance over the existing schemes as shown by simulation and experimental results. The experimental study involves ac-dc as well as ac-dc-ac application with linear and nonlinear loads. It is shown that irrespective of the output frequency and the type of load (linear/nonlinear), the half-bridge rectifier with the proposed control draws an input current with low distortion at near unity power factor. The proposed control method can easily be extended to a three-phase, four-wire PWM rectifier.
